

DESCRIPTION

The MP69 00 is a low-drop, fast turn-off intelligent controller th at combined with an external switch repla ces Schottky diodes in high-efficiency, Flyback converters. The ch ip regulates the forward drop of an external switch to about 70mV and swi tches it off as soon a s the voltage becomes negative. Package choices are a space saving TSOT 23-5, QFN6 (3x3mm) or SOIC-8.

FEATURES

- Works with both Standard and Logic Level FETS
- Compatible with Energy Star, 1W Standby Requirements
- V_{DD} Range From 8V to 24V
- Fast Turn-off Total Delay of 20ns
- Max 400kHz Switching Frequency
- <3mA Low Quiescent Current
- Supports CCM, DCM and Quasi-Resonant Topologies
- Supports High-side and Low-side Rectification
- Power Savings of Up to 1.5W in a Typical Notebook Adapter


APPLICATIONS

- Industrial Power Systems
- Distributed Power Systems
- Battery Powered Systems
- Flyback Converters

All MPS parts are lead-free and adhere to the RoHS directive. For MPS green status, please visit MPS website under Products, Quality Assurance page. "MPS" and "The Future of Analog IC Technology" are Registered Trademarks of

"MPS" and "The Future of Analog IC Technology" are Registered Trademarks of Monolithic Power Systems, Inc.

TYPICAL APPLICATION





ORDERING INFORMATION

Part Number	Package	Top Marking	
MP6900DJ*	TSOT23-5	6D	
MP6900DS**	SOIC-8	MP6900DS	
MP6900DQ***	QFN6 (3x3mm)	5D	

* For Tape & Reel, add suffix –Z (e.g. MP6900DJ–Z). For RoHS Compliant Packaging, add suffix –LF (e.g. MP6900DJ–LF–Z)

** For Tape & Reel, add suffix –Z (e.g. MP6900DS–Z). For RoHS Compliant Packaging, add suffix –LF (e.g. MP6900DS–LF–Z)

*** For Tape & Reel, add suffix –Z (e.g. MP6900DQ–Z). For RoHS Compliant Packaging, add suffix –LF (e.g. MP6900DQ–LF–Z)

TOP VIEW TOP VIEW TOP VIEW PGND 0 5 PGND 1 8 | VG VG PGND MARKING 6 VG EN 2 7 NC Vss EN 2 5 Vdd NC 6 3 VDD VD 4 5 Vss VD 3 Vss VDD 3 4 VD **TSOT23-5 SOIC-8** QFN6 (3x3mm)

PACKAGE REFERENCE

ABSOLUTE MAXIMUM RATINGS (1)

V_{DD} to V_{ss}	0.3V to +27V
PGND to V _{Ss}	0.3V to +0.3V
V_G to V_{SS}	0.3V to V _{CC}
V_D to V_{SS}	
EN to V _{SS}	0.3V to +6.5V
Maximum Operating Frequency	/ 400kHz
Continuous Power Dissipation	$(T_A = +25^{\circ}C)^{(2)}$
SOIC8	1.39W
TSOT23-5	0.57W
QFN6 (3x3mm)	2.5W
Junction Temperature	150°C
Lead Temperature (Solder)	
Storage Temperature	

Recommended Operation Conditions ⁽³⁾

Thermal Resistance θJA θJC SOIC8 90 45... °C/W TSOT23-5 220 110.. °C/W QFN6 (3x3mm) 50 12... °C/W

Notes:

- 1) Exceeding these ratings may damage the device.
- 2) The maximum allowable power dissipation is a function of the maximum junction temperatu re. T J(MAX) the junction-to-ambient thermal resistance θ_{JA} and the ambient temperatu re T_A. The maximum allowable power dissipation at an y ambient temperature is calculated using: P_D(MAX)=(T_J(MAX)-T_A)/ θ_{JA}. Exceeding the maximum allo wable po wer dissipation w ill cause ex cessive die temperature, and the regulator will go into thermal sh utdown. Inter rnal thermal shutdo wn circuitr y protects the device from permanent damage.
- The device is not guarant eed to function outside of its operating conditions.
- 4) Measured on JESD51-7, 4-layer PCB.



ELECTRICAL CHARACTERISTICS

V_{DD} = 12V, T_A = +25°C, unless otherwise noted.

Parameter	Conditions	Min	Тур	Max	Units
V _{DD} Voltage Range		8		24 V	
V _{DD} UVLO Rising		5.0	6.0	7.0	V
V _{DD} UVLO Hysteresis			1.2		V
Operating Current	C _{LOAD} =5nF, _{SW} =100kHz	8		12	mA
Quiescent Current	No Switching	2		3	mA
Shutdown Current	V _{DD} =4 V) =4 V			μA
V _{DD} =20V	EN=0V (50kΩ)			250	μA
Thermal Shutdown			170		°C
Thermal Shutdown hysteresis			50		°C
Enable (Low)	SOIC-8 only			0.8	V
Enable (High)	SOIC-8 only	2			V
Pull-up Current On Enable	SOIC-8 only	5	10		μA
CONTROL CIRCUITRY SECTIO	N				
V _{SS} –V _D Forward Voltage, Vfwd	55		70	85	mV
Turn-on Delay	C _{LOAD} = 5nF		150		ns
Turr-on Delay	C _{LOAD} = 10nF		200		ns
Pull-down Resistance of V_G Pin			10	20	kΩ
Input Bias Current On V _D Pin	-0.3V > V _D >180V			10	μA
Minimum On-time	C _{LOAD} = 5nF		200		ns
GATE DRIVER SECTION					
V _G (Low)	I _{LOAD} =1mA		0.05	0.5	V
V _G (High)	V _{DD} >17V	12	13.5	15	V
	V _{DD} <17V	V _{DD} -2.2			
Turn-off Threshold (V _{SS} -V _D)	20		30	40	mV
Turn-off Propagation Delay	$V_D = V_{SS}, R_{GATE} = 0\Omega$	15			ns
Turn-off Total Delay ⁽⁵⁾	$V_D = V_{SS}, C_{LOAD} = 5nF,$ $R_{GATE} = 0\Omega$	20		35	ns
rum-on rola Delay	$V_D = V_{SS}, C_{LOAD} = 10 nF,$ $R_{GATE} = 0\Omega$	30		45	ns
Pull-down Impedance			1	2	Ω
Pull-down Current	3V <v<sub>G <10V</v<sub>		2		Α

Notes:

5) Guaranteed by Design and Characterization




PIN FUNCTIONS

TSOT23-5 Pin #	SOIC8 Pin #	QFN6 (3x3mm) Pin #	Name De	s cription
1	8	6	VG	Gate drive output
2	5	4	VSS	Ground, also used as reference for VD
36		5	VDD	Supply Voltage
4	4	3	VD	FET drain voltage sense
5	1	1	PGND	Power Ground, return for driver switch
-	2	2	EN	Enable pin, active high
- 3			NC	No connection
- 7			NC	No connection


TYPICAL PERFORMANCE CHARACTERISTICS







BLOCK DIAGRAM



OPERATION

The MP690 0 supports operation in CCM, DCM and Quasi-Resonant topologies. Operating in either a DCM or Quasi -Resonant topology, the control circuitry controls the gate in forward mode and will turn the gate off when the MOSFET current is fairly low. In CCM operation, the control circuitry turns off the gate whe n very fas t transients occur.

Blanking

The control circuitry contains a blanking function. When it pulls the MOSF ET on/off, it makes sure that the on/ off state at least last s for some time. The turn o n blanking time is ~ 1.6us, which determines the minimum on-time. During the turn on blanking period, the turn off threshold is n ot totally blan ked, but changes t he thresho ld ~+50mV (i nstead of -30mV). Th voltage to is assures that the part can always be turned off even during the turn on blanking p eriod. (Albeit slower, so it is not re commended to set the synchronous period le ss than 1. 6us at CCM condition in flyback converter, oth erwise shoot through may occur)

VD Clamp

Because V $_{\rm D}$ can go a s high as 180V, a Hig h-Voltage JF ET is u sed at the inp ut. To avoid excessive currents when Vg goes b elow -0.7V, a small resist or is re commended between V $_{\rm D}$ and the drain of the external MOSFET.

Under-Voltage Lockout (UVLO)

When the VDD is below UVLO threshold, the part is in sleep mode and the Vg pin is pulled low by a $10k\Omega$ resistor.

Enable pin

The Enable function is only a vailable on the SOIC-8 package. If EN is pulled low, the part is in sleep mode.



Thermal shutdown

If the junction temperat ure of the chip exceeds 170°C, the Vg will be pulled low and the part t stops switching. The part will return to normal function af ter the jun ction temp erature has s dropped to 120°C.

Thermal Design

If the dissipation of t he chip is higher than 100mW due to switching frequencies above 100kHz, V DD higher than 15V and/or Cload larger than 5nF, it is recommended to use the thermally-enhanced SOIC-8.

Turn-on Phase

When the synchronous MOSFET i s conducting, current will flow throu gh its body diode which generates a negative Vds across it. Because this body diode voltage drop (<-500mV) is much smaller than the turn on threshold of the control circuitry (-70mV), whic h will then pull the gat e driver volta ge high to turn on the synchronous MOSFET after about 150ns tu rn on delay (Defined in Fig.2).

As soon a s the turn on threshold (-70mV) is triggered, a blanking t ime (Minimum on-time : ~200ns) will be added during which the turn off threshold will be changed from -30mV to +50mV. This blanking time can help to avoid error trigger on turn off threshold caused by the turn on ringing of the synchronous MOSFET.




Figure 2—Turn on and Turn off delay

Conducting Phase


When the synchronous MOSFET is turned on, Vds becomes to rise according to its on resistance, as soon as Vds rises a bove the turn on threshold (-70mV), the control circuitry stops pulling up t he gate dr iver which I eads the gate voltage is p ulled down by the inter nal pull-down resistance ($10k\Omega$) to larger the on resistance of synchronous MOSFET to ease the rise of V ds. By doing that, Vds is adjusted to be around -70mV even when the current through the MOS is fairly small, this function can ma ke the driver voltage fairly low when the synchronous MOSFET is turned off to fast the turn off speed (this function is still active during turn on blanking time which means the gate driver could still b e turned off even with very s mall duty of the synchronous MOSFET).

Turn-off Phase

When Vds rises to trigger the turn off threshold (-30mV), the gate volta ge is pulle d to low af ter about 20ns turn off delay (defined in Fig.2) by the control circuitry. Similar with turn- on phase, a 200ns bla nking time is adde d after the synchronous MOSFET is turned off to avoid error trigger.

Fig.3 shows synchronous rectification operatio n at heavy load condition. Due to the high current, the gate driver will be saturated at first. After Vds goes to a bove -70mV, gate dr iver voltage decreases to adjust the Vds to typical -70mV.

Fig 4 shows synchrono us rectification operation at light load condition. Due to the low current, the gate driver voltage never saturates but begins to decrease as soon as the synchronous MOSFET is turned on and adjust the Vds.








Figure 4—Synchronous Rectification Operation at light load

SR Mosfet Selection and Driver ability

The Power Mosfet selection proved to be a trade off between Ron and Qg. In order to achieve high efficiency, the Mosfet with smaller Ron is always preferred, while the Qg is usually larger with smaller Ron, which mak es the turn-on/off spee d lower and lead to larger power loss. For MP6900, because Vds is regu lated at ~-70mV during the driving period, the Mosfet with too small Ron is not recommend, because the gate driver ma y be pulled down to a fairly low level with too small Ron when t he Mosfet current is still fairly high, which make the advantage of the low Ron inconspicuous.

Fig.5 shows the typical waveform of $\,$ QR fl yback. Assume 50% duty cycle and the o utput current is $\,$ I_{OUT}.

To achieve fairly high usage of the Mosfet's Ron, it is expected that the Mosfet be fully turned on at least 50% of the SR conduction period:

$$Vds = -Ic \times Ron = -2 \cdot I_{OUT} \times Ron \leq -Vfwd$$

Where V_{ds} is Drain-Source voltage of the Mosfet and V _{fwd} is the forward voltage threshold o f MP6902, which is ~70mV.

So the Mosfet's Ron is recommen ded to be n o lower than ~35/I $_{OUT}$ (m Ω). (For example, for 5A application, the Ro n of the Mosfet is recommended to be no lower than 7m Ω)

Fig.6 shows the corresp onding total delay during turn-on per iod (t $_{Total}$, see Fig.2) with driving different Qg Mosfet by MP6902. From Fig.6, with driving a 12 OnC Qg Mosfet, the driver ability o f MP6900 is able to pull up the gate driver voltage of the Mosfet to ~5V in 300ns as soon as th e body diode of the Mo sfet is cond ucting, which greatly save the turn -on power loss in the Mosfet's body diode.




Figure 5—Synchronous Rectification typical waveforms in QR Flyback




Figure 6—Total Turn-on Delay vs. Q



TYPICAL APPLICATION CIRCUIT






Figure 7—MP6900 for Secondary Synchronous Controller in 90W Flyback Application




PACKAGE INFORMATION









SOIC8




RECOMMENDED LAND PATTERN



TOP VIEW



SIDE VIEW




FRONT VIEW

DETAIL "A"

NOTE:


- 1) CONTROL DIMENSION IS IN INCHES. DIMENSION IN BRACKET IS IN MILLIMETERS.
- 2) PACKAGE LENGTH DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.
- 3) PACKAGE WIDTH DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS.
- 4) LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.004" INCHES MAX.
- 5) DRAWING CONFORMS TO JEDEC MS-012, VARIATION AA.
- 6) DRAWING IS NOT TO SCALE.






TOP VIEW

QFN6 (3X3mm)



BOTTOM VIEW




SIDE VIEW





PIN 1 ID

DETAIL A



NOTE:

- 1) ALL DIMENSIONS ARE IN MILLIMETERS 2) EXPOSED PADDLE SIZE DOES NOT INCLUDE MOLD FLASH
- 3) LEAD COPLANARITY SHALL BED.10 MILLIMETER MAX
- 4) JEDEC REFERENCE IS MO229, VARIATION VEEA-2.
- 5) DRAWING IS NOT TO SCALE

RECOMMENDED LAND PATTERN

NOTICE: The information in this document is subject to change without notice. Users should warrant and guarantee that third party Int ellectual Property rights are n ot infringed upon when integrating MPS product s into any application. MPS will not assume any legal responsibility for any said applications.